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A diagnosable structured logic array and associated process is
provided. A base cell structure is provided comprising a logic
unit comprising a plurality of input nodes, a plurality of
selection nodes, and an output node, a plurality of switches
coupled to the selection nodes, where the switches comprises
a plurality of input lines, a selection line and an output line, a
memory cell coupled to the output node, and a test address bus
and a program control bus coupled to the plurality of input
lines and the selection line of the plurality of switches. A state
on each of the plurality of input nodes is verifiably loaded and
read from the memory cell. A trusted memory block is pro-
vided. The associated process is provided for testing and
verifying a plurality of truth table inputs of the logic unit.
23 Claims, 10 Drawing Sheets
200
https://ntrs.nasa.gov/search.jsp?R=20090042911 2019-08-30T08:23:32+00:00Z
U.S. Patent	 Aug. 18, 2009	 Sheet 1 of 10	 US 7,576,562 B1
00
N
N
PP
42 4-
^Q ^ GQ GQ
SSA
2 2rte. .	 .	 . r
CN
b vs O^. C^ ^4 W f7^
^ M
O
O
v^
0
• ^y
OM
V
O	 ^"
O O	 O
^ N	 N
r .	
pp	 .~. —r
	^^-	 00
er
n 	 ^ ,•	 o
C7	 C7	 ^	 ^^
O
o
W	 W	 W	 C^ "" ^
• PO4
wo
C)	 . . .
N
O O
0
O
CD
200
230A 230C	 240A	 240C
	
250A 25
YO YO YO
I1 2 to, 1 f1	 2to1	 II 2to1
Mux Mux Mux
IO
230A	 Q
230	 Io	 240	 I0
240B	 Q	 250B Q
23OD	 240D 25
Y2 YI YO
I7
I6
15
I4 8 to 1 Mux QI
I3
12
II
1O
TE
260	 TA2
TAI
',,- TAO
PC[2]
280	 pC[I]
PC[0]
212
Oc
X250
OD
210
214
U.S. Patent	 Aug. 18, 2009	 Sheet 2 of 10	 US 7,576,562 B1
Fig. 2
360
Y
Yi
SI
nn
300
Fig. 3
U.S. Patent	 Aug. 18, 2009
	 Sheet 3 of 10
	 US 7,576,562 B1
U.S. Patent	 Aug. 18, 2009	 Sheet 4 of 10	 US 7,576,562 B1
/400
f
Fig. 4
410'416
	
6a	 420
416	 412
Design	 o
U ^ Logic
'^N
O
O
z E'
0 Storage Element
zCn Testable	 a
-^ Logic	 o
z^
414	 416
414a
Fig. 4A
U.S. Patent	 Aug. 18, 2009	 Sheet 5 of 10	 US 7,576,562 B1
540
CBegin 550
Load Memory Unit	 [
	
Set Test Address	 I-t-554
	
Set Test—Enable	 556
	
Read Scan Chain	 X
End	 560
Fig. 5
.0
U.S. Patent	 Aug. 18, 2009	 Sheet 6 of 10	 US 7,576,562 B1
600
610	 /
Fig. 6
(Prior Art)
U.S. Patent Aug. 18, 2009	 Sheet 7 of 10	 US 7,576,562 B1
V)0
N
O
O
O
a
a
bb
k ^M
t
y^s^
Oi
•[^y
wo
^Q
Ln0
U.S. Patent	 Aug. 18, 2009	 Sheet 8 of 10	 US 7,576,562 B1
0
00
PPA
x x X x
SSA
E 7'F-TT	 D q q Ell_
E]
M
FE: 11:q^]
1
0000
1
10 F-11	 ED] El El El E71
I E1 Fii.....
El Ell q r
q q
U.S. Patent
	
Aug. 18, 2009	 Sheet 9 of 10	 US 7,576,562 BI
.... ... J21H-
............
q J EIJ
....... 	 .......
....	 ... ..	 ..... ......
	 ......1-1 ...... h 0
Ll
r
....	 ... ..	 .....
.....	 ........
: q LEI [0
L.... ----------- >
U.S. Patent	 Aug. 18, 2009	 Sheet 10 of 10	 US 7,576,562 BI
....	 Elr7rl..........
[El q q q
ED] a	 °^
zl
FRT
..............
rq
ZI
FT.
w
.................
au
US 7,576,562 B1
1
	
2
DIAGNOSABLE STRUCTURED LOGIC	 a plurality of memory test address signals and a scan select
ARRAY	 signal are coupled to the selection line of the plurality of
switches. The trusted memory block can include a buffer
RELATED APPLICATIONS 	 circuit following the scan D flip flop. In addition, the plurality
5 of switches can comprise a triad of 2 to 1 multiplexers that are
	
This application claims benefit of priority to U.S. Provi- 	 arranged in tandem.
	
sional Patent Applications, Ser. No. 60/815,020 filed Jun. 19, 	 In accordance with another aspect of the present invention,
	
2006, and entitled "DIAGNOSABLE STRUCTURED 	 a logic structure is provided. The logic structure comprises an
	
LOGIC ARRAY," which is incorporated herein in its entirety 	 array of trusted logic blocks and an array of trusted memory
by reference.	 io blocks. The array of trusted logic blocks includes a logic unit
	
The present invention was developed pursuant to a govern- 	 comprising a plurality of input nodes, a plurality of selection
	
ment contract having NASA grant number NNG06GB45G. 	 nodes, and an output node. A plurality of switches are coupled
to the selection nodes, where the switches comprise a plural-
FIELD OF THE INVENTION	 ity of input lines, a selection line and an output line. A test
15 address bus and a program control bus are coupled to the
	
The present invention relates to the field of integrated cir- 	 plurality of input lines and the selection line of the plurality of
	
cuit (IC) architectures. More particularly, the present inven-	 switches. The array of trusted memory blocks include a plu-
	
tion relates to integrated circuits with a diagnosable struc- 	 rality of switches comprising a plurality of input lines, a
tured logic array.	 selection line and an output line. A scan D flip flop is coupled
20 to the output line of one of the plurality of switches. A plu-
BACKGROUND	 rality of selection node input signals and a scan data signal are
coupled to the plurality of input lines and a plurality of
	
Fabricationless semiconductor companies or entities uti- 	 memory test address signals and a scan select signal are
	
lize commercial computer aided design (CAD) tools, foundry 	 coupled to the selection line of the plurality of switches. The
services, packaging, and final test facilities within other com- 25 logic structure includes logic blocks of the array of trusted
	
panies and even other countries. Little effort is made today to 	 logic blocks arranged in tandem with each memory block of
	
insure that a design implemented and released for fabrication 	 the array of trusted memory blocks. Also, the logic unit of the
	
is the same design as originally created. For a number of 	 array of trusted logic blocks can comprise an 8x1 multiplexer.
	
reasons, some of which are clandestine, the design can be 	 A buffer circuit can follow each of the logic units and scan D
altered. Governments can be especially sensitive to such a 30 flip flops. In an exemplary embodiment, the logic structure
practice regarding homeland defense electronics. 	 includes non-logic structures occupying a space of the logic
	
In today's environment where CAD tools, fabrication, 	 structure that is devoid of active logic circuits. The non-logic
	
packaging and test can all be accomplished in locations or 	 structures can comprise filter capacitors. Additionally, the
	
with tools outside the control of a designer, it is possible for 	 logic structure can include 9x buffers and 3x buffers on a
"extra" logic to be inserted for clandestine purposes. For 35 periphery of the logic structure.
	
example, an outside entity may wish to insert extra logic to 	 In accordance with yet another aspect of the present inven-
	
monitor or introduce new control modes within a real time 	 tion, an application specific integrated circuit (ASIC) struc-
	
processor. Or a foreign government may desire to insert extra 	 ture is provided. The ASIC structure comprises an array of
logic for strategic military purposes. 	 base groups and a plurality of input pins and output pins in
Accordingly, it is desirable to create a hardware structure 40 communication with each base group. Each of the base
	
that allows the designer to determine if extra electronics has 	 groups includes a logic structure comprising an array of
been inserted into a design. 	 trusted logic blocks and an array of trusted memory blocks.
The array of trusted logic blocks include a logic unit com-
SUMMARY OF THE INVENTION	 prising a plurality of input nodes, a plurality of selection
45 nodes, an output node, and a plurality of switches coupled to
	
In accordance with a first aspect of the present invention, a 	 the selection nodes. The switches include a plurality of input
	
base cell structure is provided. The base cell includes a logic 	 lines, a selection line and an output line. A test address bus and
	
unit with a plurality of input nodes, a plurality of selection	 a program control bus are coupled to the plurality of input
	
nodes, and an output node. A plurality of switches are coupled 	 lines and the selection line of the plurality of switches. The
to the selection nodes, where the switches include a plurality 5o array of trusted memory blocks includes a plurality of
	
of input lines, a selection line and an output line. A memory	 switches comprising a plurality of input lines, a selection line
	
cell is coupled to the output node. A test address bus and a 	 and an output line. A scan D flip flop is coupled to the output
	
program control bus are also coupled to the plurality of input 	 line of one of the plurality of switches. A plurality of selection
	
lines and the selection line of the plurality of switches 	 node input signals and a scan data signal are coupled to the
wherein a state on each of the plurality of input nodes is 55 plurality of input lines and a plurality of memory test address
	
verifiably loaded and read from the memory cell. The base 	 signals and a scan select signal are coupled to the selection
	
cell structure can further include a test enable signal coupled	 line of the plurality of switches. In one embodiment, each
	
to the selection line of the plurality of switches. Further, the 	 logic block of the array of trusted logic blocks can be arranged
	
logic unit can comprise an 8x1 multiplexer. The plurality of	 in tandem with each memory block of the array of trusted
switches can comprise 2x1 multiplexers. 	 60 memory blocks. Also, the logic unit of the array of trusted
	
In accordance with a second aspect of the present inven- 	 logic blocks can comprise an 8x1 multiplexer. In another
	
tion, a trusted memory block is provided. The trusted memory 	 embodiment, the ASIC structure includes non-logic struc-
	
block comprises a plurality of switches including a plurality 	 tures occupying a space of the ASIC structure that is devoid of
	
of input lines, a selection line and an output line. A scan D flip 	 active logic circuits. The non-logic structures can comprise
flop is coupled to the output line of one of the plurality of 65 filter capacitors.
	
switches. A plurality of selection node input signals and a	 In accordance with still another aspect of the present inven-
	
scan data signal are coupled to the plurality of input lines and 	 tion, a process of testing and verifying a plurality of truth table
US 7,576,562 B1
3
	
4
inputs of a logic structure is provided. The process comprises	 output pins 118. The number of base groups 110 utilized for
loading a test pattern into a chain of memory blocks config- 	 the IC chip core 100 can vary. In an exemplary embodiment,
ured into a scan chain. A test address is loaded to a plurality of 	 the IC chip core 100 utilizes an 8x8 array of base groups 110
logic units. A test enable signal is set to a high. The test pattern 	 though it will be apparent that any size array can be used. The
is unloaded from the chain of memory blocks of the scan 5 IC chip core 100 includes power signals Vdd 112 and Vss 114
chain. The chain of memory blocks can comprise a plurality	 routed throughout the IC chip core 100 to each base group
of switches comprising a plurality of input lines, a selection 	 110. The input pins 116 and output pins 118 couple with
line and an output line, a scan D flip flop coupled to the output	 routing channels or a group of signal wires, such as a bus, (not
line of one of the plurality of switches, and a plurality of 	 shown) which is routed throughout each base group 110.
selection node input signals and a scan data signal are coupled 10	 FIG. 1A shows a more detailed view of the base group 110.
to the plurality of input lines and a plurality of memory test 	 Thebase group 110 generally comprises an array of base cells
address signals and a scan select signal are coupled to the 	 140 duplicated throughout the base group 110 and the power
selection line of the plurality of switches. The process can 	 signals Vdd/Vss 112,114 respectively. The base group 110
include testing a capacitance of the logic structure and deter- 	 also includes 9x buffers 150 and 3x buffers 160 configured
mining a change in capacitance from an expected capaci-  15 between the power signals Vdd/Vss 112, 114. Alternatively,
tance.	 the base group 110 can include filter capacitors (not shown) or
Other features of the present invention will become appar- 	 other non-active elements between the power signals Vdd/
ent from consideration of the following description taken in 	 Vss 112, 114. The presence or removal of the capacitors (not
conjunction with the accompanying drawings. 	 shown) can be verified by testing the capacitance between the
20 power signals Vdd/Vss 112,114. The base cell 140 can serve
BRIEF DESCRIPTION OF THE DRAWINGS 	 as a standard cell for use in standard cell methodology to
design ASIC devices. Generally, a standard cell 140 com-
The novel features of the invention are set forth in the 	 prises a group of transistors arranged to provide a boolean
appended claims. However, for purpose of explanation, sev- 	 logic function or a storage function. The base cell 140 can be
eral embodiments of the invention are set forth in the follow- 25 duplicated and arranged in an array to form a core of a struc-
ing figures.	 tured ASIC circuit such as the IC chip core 100. The base cell
FIG. 1 illustrates a functional block diagram of a diagnos-	 140 can be configured as a very dense standard cell by utiliz-
able structured ASIC array in accordance with an embodi- 	 ing a selection algebra that optimizes a layout of the logic
ment of the invention. 	 gates (not shown) comprising the base cell 140, described in
FIG. 1A illustrates a detail view of a base group of the 30 further detail in U.S. Pat. Nos. 6,779,158 and 6,792,589 both
structured ASIC array.	 of which are hereby incorporated by reference. Also see S.
FIG. 2 illustrates a trusted logic block for the diagnosable	 Whitaker, L. Miles, J. Gambles, G. Donohoe and L. Davis,
structured ASIC array.	 High Density Standard Cell Library, NASA Symposium on
FIG. 3 illustrates a memory block or diagnostic circuit for 	 VLSI Design, Paper TA5, May 2003.
programmable control signals in accordance with the present 35	 The base cells 140 comprise a logic block or a trusted logic
invention.	 block 120 in tandem with a memory block or a trusted
FIG. 4 illustrates a basic structure of a logic cell in accor- 	 memory block 130. The logic blocks 120 are configured to
dance with the present invention.	 perform a logic function as will be described in relation to an
FIG. 4A illustrates an alternative embodiment of a basic 	 embodiment illustrated in FIG. 2. The memory blocks 130
structure of a logic cell in accordance with the present inven- 40 facilitate storage of a logic state, which can be transferred
tion.	 from the logic blocks 120 to the memory blocks 130. The
FIG. 5 illustrates a process flow diagram for a testing 	 memory block 130 will be described in relation to an embodi-
process of the base cell in accordance with the present inven-	 ment illustrated in FIG. 3. In certain applications of the ASIC
tion.	 structure 100, a number of the logic blocks 120 and the
FIG. 6 illustrates subversive logic capable of infecting 45 memory blocks 130 are left unused. The unused logic blocks
logic circuits of prior art base cells. 	 120 and memory blocks can be configured in some manner so
FIGS. 7A-7C illustrate an example layout of a base group 	 that during testing as explained below they can be observed
of a diagnosable structured ASIC array in accordance with an 	 and controlled. An example of configuration for the unused
embodiment of the invention.
	
	 logic cells 120 and memory block can comprise a shift reg-
50 iter.
DETAILED DESCRIPTION
	
	
Turning to FIG. 2, a trusted logic block 200 for a diagnos-
able structured logic array is shown. The trusted logic block
In the following description, numerous details and alterna- 	 200 maximizes a controllability of the logic block as will be
tives are set forth for purpose of explanation. However, one of 	 shown by the description below. The logic block 200 gener-
ordinary skill in the art will realize that the invention can be 55 ally includes a logic unit 210 and a plurality of switching units
practiced without the use of these specific details. In other 	 230, 240, 250. The logic block 200 includes a test bus 260 and
instances, well-known structures and devices are shown in	 a program control bus 280 both routed to the switching units
block diagram form in order not to obscure the description of 	 230, 240, 250. The switching units 230, 240, 250 are in
the invention with unnecessary detail. 	 communication with the logic unit 210. Alternatively, the
Turning to FIG. 1, a functional block diagram for IC chip 60 logic block 200 can include a I x buffer following the logic
core 100 according to the present invention is shown. The IC 	 unit 210. In yet another alternative, the scan D flip flop can be
chip core 100 comprises an Application Specific Integrated 	 configured to follow the logic unit.
Circuit (ASIC) structure that can selectively be customized 	 The logic unit 210 can comprise any suitable logic device.
for a particular purpose or for general purpose use. The IC 	 In an exemplary embodiment, the logic unit 210 comprises an
chip core 100 generally comprises an array of base groups 65 8 to I multiplexer (Mux) 210. The logic unit 210 includes an
110 arranged in a two dimensional pattern. The IC chip core 	 input bus 212, a plurality of selector pins Y2,Y1,Y0 and an
100 includes a plurality of input pins 116 and a plurality of 	 output pin 214. The input bus 212 comprises a plurality of
US 7,576,562 B1
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programmable truth table inputs I7-I0. The truth table inputs
I7-I0 can be programmed to implement any number of bool-
ean functions, e.g., AND, OR, XOR, as known by a person of
ordinary skill in the art. The inputs I7-I0 are programmed with
a logic 1 or 0 by connecting the inputs I7-I0 to Vss or Vdd. 5
Alternatively, the inputs I7-I0 can be driven by a variety of
signals. For example, outputs of other flip flops or input
signals to the IC chip core 100. The selector pins Y2, Y1, YO
decode to select a particular truth table input I7-I0, which is
then produced at the output pin 214. 	 10
The plurality of switching units 230, 240, 250 comprise
two input lines each 230A/230B, 240A/240B, 250A/25013,
respectively, selector lines 230C,240C,250C respectively and
outputs 230D, 240D, 250D, respectively. The plurality of
switching units 230, 240, 250 comprise logic units capable of 15
passing either a high or low logic signal felt on either of the
two input lines 230A/230B, 240A/240B, 250A/25013. In an
exemplary embodiment, the switching units 230, 240, 250
eachcomprise a 2 to 1 multiplexer. Thetestbus 260 comprises
a test enable signal TE, and test address signals TA2-TA0. The 20
test enable signal TE is used to put the base cell 200 into a test
mode. The test enable signal TE is coupled to the selection
lines 230C, 240C, 250C. The test address signals TA2-TA0
decode to select a particular truth table input I7-I0. The pro-
gram control bus 280 comprises program control signals 25
PC2-PCO, which decode to select a particular truth table input
I7-I0 when the base cell 200 is in a non-test mode. The outputs
230D, 240D, 250D are coupledto the selector pins Y2, Y1, Y0
of the logic unit 210 such that a selector node input signal is
felt at each of the selector pins Y2, Y1, Y0.	 30
Turning to FIG. 3, a trusted memory block or a diagnostic
circuit 300 is shown for the selector pins Y2, Y1, YO in
accordance with the present invention. The diagnostic circuit
300 facilitates diagnosis and/or observation on a connectivity
of the selector pins Y2, Y1, Y0. In this regard, the diagnostic 35
circuit 300 maximizes the ability to determine logic values
loaded into the selector pins Y2, Y1, Y0. The diagnostic
circuit 300 can be configured in tandem with the trusted logic
block 200 to receive the output pin 214 signal of the logic unit
210. The diagnostic circuit 300 generally comprises an array 40
of logic circuits 310, 320, 330 coupled at the scan data pin SD
of a scan D flip flop 340. Also included, is a memory test bus
360 comprising memory test address signals MTA2, MTA1,
MTAO and a scan select signal SS. The scan D flip flop 340
includes a `D' input, a scan enable pin SE, a clock input CK, 45
an output `Q2' and the scan data pin SD. A 1 x buffer 350 is
coupled to the output `Q' of the scan D flip flop 540. In an
exemplary embodiment, the logic circuits 310, 320, 330 com-
prise 2 to 1 multiplexers. The selector pins Y2, Y1, YO and a
scan data signal SD are used as inputs to thelogic circuits 310, 50
320, 330 as shown. The test address signals TA2, TA1 and a
scan select signal SS are used in switching the logic circuits
310, 320, 330. The scan select signal SS is used to put the
diagnostic circuit 300 in a test mode. A `scanned data in'
signal SDI is used to scan out data that is entered on the 55
selector pins Y2, Y1, Y0. The scanned out data is scanned into
the scan data SD pin of the scan D flip flop 340.
Turning now to FIG. 4, a basic structure of a logic cell 400
in accordance with the present invention is shown. The logic
cell 400 comprises a combinational logic block 410 in com- 60
munication with a storage element 420. The combinational
logic block 410 comprises a design logic module 412 and a
testable logic module 414. The design logic module 412
comprises active logic circuits (not shown) that implement a
basic logic function, e.g., AND, OR, XOR. The testable logic 65
module 414 comprises active logic circuits 414a that imple-
ment a testable function, for example, a shift register func-
6
tion. Alternatively, as shown in FIG. 4A, the logic cell 400
comprises a combinational logic block 410' and the storage
element 420. The combinational logic block 410' includes
non-logic structures 416. The non-logic-structures 416 can
occupy the space of the logic block 410' that remains after the
design logic module 412 and the testable logic module 414
have been formed. The non-logic structures 416 prevent the
insertion of shadow active electronics (not shown) in the logic
block 410'. In one embodiment, the non-logic structures 416
can comprise metal filler (not shown) that will render the
insertion of shadow active electronics ineffective since no
metal interconnects could be used to bring a shadow signal to
the shadow electronics. Further, an attempt by an external
agent to "cut out" a section of metal, which is below metal that
is visually observable, would be ineffective for the same
reason of being surrounded by metal. Alternatively, the non-
logic structures 416 can comprise filter capacitors 416a. The
filter capacitors 416a are configured using methods known to
• person of skill in the art.
Turning to FIG. 5, a process flow diagram is illustrated for
• testing process 540 for the base cell 140 (see FIG. 1A). A
"scan chain" is a method to facilitate testing of the base cell
140 subsequent to fabrication. The method involves coupling
the memory block 300 with memory blocks (not shown) of
every other base cell 140 of the structured IC chip core 100.
The coupled memory blocks (not shown) form a testable
function, e.g., a shift register. This testable function enables
testing of the connectivity of the truth table inputs I7-I0. The
coupled memory units facilitate loading or shifting a test
pattern into the coupled memory units or the "scan chain."
The coupled memory units (not shown) can then be observed
to read out data contained within each memory unit. The input
pin 116 (see FIG. 1) of the IC chip core 100 facilitates pro-
viding data to the scan chain. The output pin 118 (see FIG. 1)
of the IC chip core 100 facilitates reading the data of the
chain.
The process 540 begins at step 550. At the step 552, a chain
of connected memory blocks, such as the memory block 300
(see FIG. 3) is loaded with data using the scan data pin SD.
The chain of connected memory blocks and/or flip flops can
be activated by asserting the scan enable pin SE. For example,
the memory block 300 is loaded with a zero. At the step 554,
the test bus 260 and the memory test bus 360 are decoded for
a particular truth table input I7-I0. Using I3 as an example,
TA2—TAO-011. In addition, at the step 556, the test enable
signal TE is set to TE=1. Also, the scan select signal SS is
enabled. All the input pins 116 (see FIG.1) to the IC chip core
100 are set equal to zero. Then a state on the truth table input
I3 is loaded into the memory block 300. The state of truth
table input I3 can be read from the memory block 300. The
state of truth table input I3 can be read from each of the
connected memory blocks in the chain of flip flops (not
shown). At the step 558, the scan chain is then read out by
reading the value at the output pin 118 of the IC chip core 100.
In this manner every flip flop (not shown) of the IC chip
core 100 can be verified as coupled to a logic 1 or 0. The
process 540 can be repeated for each of the truth table input
I7-I0. The process 540 can then be modified by loading the
memory block 300 with a `1' instead of a `0', and setting all
the inputs pins 116 (see FIG. 1) to the IC chip core 100 equal
to a `1' instead of a V. The process 540 facilitates gathering
information for a determination of which of the truth table
inputs I7-I0 are coupled to Vdd and which of the truth table
inputs I7-I0 are coupled to Vss. In addition, the truth table
inputs I7-I0 can be coupled to another flip flop (not shown) or
the input pin 116 (see FIG. 1) of the IC chip core 100. The
process 540 can facilitate determining which of the truth table
US 7,576,562 B1
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inputs I7-I0 that are a function of multiple flip flops or mul- 	 upper metal layer changes only. A cooperative foundry would
tiple input pins (not shown). The process 540 determines 	 be necessary to accomplish such changes.
which of the truth table inputs I7-I0 are the function of mul-	 The shadow cell 600 comprises an original design Mux
tiple flip flops or multiple inputs pins by loading a logic ` 1' or 	 610, a modified design shadow Mux 620, a 2 to 1 control Mux
a logic `0' in a range of all possible truth table states to the 5 630, and an external Mux control 640. The original Mux 610
multiple flip flops or multiple input pins. Alternatively, the 	 comprises logic gates which implement an original design as
process 540 can include testing of the capacitance between	 identified in an integrated circuit (IC) functional specification
the power signals Vdd, Vss 112, 114 (see FIG. 1A) and	 as envisioned by an original designer. The shadow Mux 620
determining a change in capacitance from an expected value. 	 comprises logic gates which alter the original design as envi-
Referring back to FIG. 4, a physical implementation of the io sioned by the original designer. The control Mux 630 acts as
logic cell 400 the combinational logic block 410 comprises	 a switch asserting either an output of the original Mux 610 or
the design logic module 412 and the testable logic module 	 an output of the shadow Mux 620. The external Mux control
414. The design logic module 412 can be realized using 	 640 is a select signal used to pass the output of the shadow
traditional means to synthesize logic structures. The design 	 Mux 620 instead of the output of the original Mux 610. The
logic module 412 and testable logic module 414 can be con-  15 external Mux control 640 can be a control signal that is
figured using a Derivation Tool or a Place and Route software 	 hidden, e.g., within a power pad.
program. A means to synthesize logic structures can include	 The shadow Mux 620, control Mux 630 and the external
electronic design automation (FDA), which is a category of 	 Mux control 640 are clandestine circuits that can have been
tools for designing and producing electronics systems from 	 inserted to subvert the original design. These clandestine
printed circuit boards to integrated circuits (IC). A software 20 circuits can be inserted at the foundry level during IC chip
synthesis tool (not shown) among other features is used to	 fabrication. Testing as described herein would detect these
transfer the design logic module 412 from an abstract register 	 clandestine circuits.
transfer level (RTL) design to large collection of standard	 It is preferred that only metal layerprocessing is performed
cells. The collection of standard cells and each necessary 	 in fabricating a final ASIC device. It is preferred that non-
electrical connection interconnecting the standard cells form 25 metal layer processing except for formation of vias occur
a design logic netlist. After forming the design logic netlist for 	 such that no additional active devices are added to the final
the design logic module 412, the synthesis tool configures all 	 ASIC device.
remaining unused logic cells to form a testable function as the	 Turning to FIGS. 7A-7C, an example layout of a base
testable logic module 314, thus creating a testable logic	 group 700 is shown. The base group 700 includes logic blocks
netlist. For example, all unused logic blocks 120 (see FIG. 3o LB and memory blocks MB arranged in tandem in 6x4 array.
1A) and memory blocks 130 (see FIG. 1A) can be configured 	 Included in the layout of the base group 700 is Vss lines, Vdd
into a testable function. This testable logic netlist facilitates 	 lines and 3x buffers configured between the Vss and Vdd line.
testing of the connectivity of the logic cell 400. The synthesis	 The base group 700 can also include filter capacitors 705
tool produces a combined netlist for the design logic module 	 configured between the Vss and Vdd lines.
412 and the testable logic module 414. 	 35	 While the invention has been described with reference to
A placement tool of the Place and Route software pro- 	 numerous specific details, one of ordinary skill in the art will
cesses the combined netlist to produce a region of standard	 recognize that the invention can be embodied in other specific
cells or a die map representing a final ASIC structure, such as	 forms without departing from the spirit of the invention. Thus,
the IC chip core 100. The placement tool also establishes a 	 one of ordinary skill in the art will understand that the inven-
unique location for each logic gate within the die map. A 40 tion is not to be limited by the foregoing illustrative details,
routertool creates signal connectlines andpower supply lines 	 but rather is to be defined by the appended claims.
that connect each logic gate within the die map. An output of 	 What is claimed is:
the Place and Route software can be a set of lithography 	 1. Abase cell structure comprising:
photomasks used to produce physical ICs in a semiconductor 	 • logic unit comprising a plurality of input nodes, a plural-
fabrication process. 	 45	 ity of selection nodes, and an output node;
Verification is conducted to insure a reliable device fabri- 	 • plurality of switches coupled to the selection nodes, the
cation. Design Rule Check (DRC) is used to verify transistor 	 switches comprising a plurality of input lines, a selection
spacing, metal layer thickness, and power density rules. Any	 line and an output line;
violations are flagged. LVS confirms that the final designed 	 • memory cell coupled to the output node; and
chip layout matches a schematic from an original chip speci-  50	 a test address bus and a program control bus coupled to the
fication. After fabrication of the final ASIC structure similar 	 plurality of input lines and the selection line of the plu-
to the IC chip core 100, an original design netlist can be	 rality of switches;
verified by comparing the original design netlist with a data 	 wherein a state on each of the plurality of input nodes is
set produced by the testing process 540 of the FIG. 5. 	 verifiably loaded and read from the memory cell,
Turning to FIG. 6, a prior art base cell or a shadow cell 600 55	 wherein the plurality of switches comprise a triad of mul-
is shown. The shadow cell 600 nullifies one of the assump-	 tiplexers that are coupled to the selection nodes via the
tions used in the base cell 140 above, which assumes that the 	 output line of each of the switches.
truth table inputs I7-I0 are controllable. An assumed power 	 2. The base cell structure of claim 1, further comprising a
pin (Vdd or Vss) (not shown) can be surreptitiously utilized as 	 test enable signal coupled to the selection line of the plurality
a program control pin, analogous to the program control 60 of switches.
signals PC2-PCO. The surreptitiously used power pin would 	 3. The base cell structure of claim 1, wherein the logic unit
control extra logic that is not accessible through the above	 comprises an 8x1 multiplexer.
normal means for the base cell 140. The surreptitious use of	 4. The base cell structure of claim 1, wherein the plurality
the assumed power pin to subvert an original design can be 	 of switches comprise 2x1 multiplexers.
facilitated by utilizing a base cell set (not shown) different 65	 5. A trusted memory block comprising:
from the base cell 140 (as shown in FIG. 1A). However such	 a plurality of switches comprising a plurality of input lines,
a different base cell set could not be accomplished through 	 a selection line and an output line;
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• scan D flip flop coupled to the output line of one of the
plurality of switches; and
• plurality of selection node input signals and a scan data
signal coupled to the plurality of input lines and a plu-
rality of memory test address signals and a scan select 5
signal coupled to the selection line of the plurality of
switches,
wherein the plurality of switches comprise a triad of mul-
tiplexers that are arranged in tandem.
6.The trusted memory block of claim 5, further comprising io
a buffer circuit following the scan D flip flop.
7. The trusted memory block of claim 5, wherein the triad
of multiplexers comprise 2 to I multiplexers.
8. A logic structure comprising:
an array of trusted logic blocks comprising a logic unit 15
comprising a plurality of input nodes, a plurality of
selection nodes, and an output node, a plurality of
switches coupled to the selection nodes, the switches
comprising a plurality of input lines, a selection line and
an output line, and a test address bus and a program 20
control bus coupled to the plurality of input lines and the
selection line of the plurality of switches; and
an array of trusted memory blocks comprising a plurality
of switches comprising a plurality of input lines, a selec-
tion line and an output line, a scan D flip flop coupled to 25
the output line of one of the plurality of switches, and a
plurality of selection node input signals and a scan data
signal coupled to the plurality of input lines and a plu-
rality of memory test address signals and a scan select
signal coupled to the selection line of the plurality of 30
switches,
wherein the array of trusted logic blocks are coupled with
the array of trusted memory blocks via the plurality of
selection nodes and the plurality of selection node input
signals, respectively.	 35
9. The logic structure of claim 8, wherein each logic block
of the array of trusted logic blocks is arranged in tandem with
each memory block of the array of trusted memory blocks.
10. The logic structure of claim 8, wherein the logic unit of
the array of trusted logic blocks comprises an 8xI multi- 40
plexer.
11. The logic structure of claim 8, further comprising 9x
buffers and 3x buffers on a periphery of the logic structure.
12. The logic structure of claim 8, further comprising a
buffer circuit following each of the logic units and scan D flip 45
flops.
13. The logic structure of claim 8, further comprising non-
logic structures occupying a space of logic structure that is
devoid of active logic circuits.
14. The logic structure of claim 13, wherein the non-logic 50
structures comprise filter capacitors.
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15. The logic structure of claim 13, further comprising a
plurality of unused trusted logic blocks and unused trusted
memory blocks configured into a testable function.
16. The logic structure of claim 15, wherein the testable
function comprises a shift register.
17.An application specific integrated circuit (ASIC) struc-
ture comprising:
an array of base groups each including a logic structure
comprising:
an array of trusted logic blocks comprising a logic unit
comprising a plurality of input nodes, a plurality of
selection nodes, and an output node, a plurality of
switches coupled to the selection nodes, the switches
comprising a plurality of input lines, a selection line and
an output line, and a test address bus and a program
control bus coupled to the plurality of input lines and the
selection line of the plurality of switches; and
an array of trusted memory blocks comprising a plurality
of switches comprising a plurality of input lines, a selec-
tion line and an output line, a scan D flip flop coupled to
the output line of one of the plurality of switches, and a
plurality of selection node input signals and a scan data
signal coupled to the plurality of input lines and a plu-
rality of memory test address signals and a scan select
signal coupled to the selection line of the plurality of
switches,
wherein the array of trusted logic blocks are coupled with
the array of trusted memory blocks via the plurality of
selection nodes and the plurality of selection node input
signals, respectively; and
a plurality of input pins and output pins in communication
with each base group.
18. The ASIC structure of claim 17, wherein each logic
block of the array of trusted logic blocks is arranged in tan-
dem with each memory block of the array of trusted memory
blocks.
19. The ASIC structure of claim 17, wherein the logic unit
of the array of trusted logic blocks comprises an 8x  multi-
plexer.
20. The ASIC structure of claim 17, further comprising
non-logic structures occupying a space ofASIC structure that
is devoid of active logic circuits.
21. The ASIC structure of claim 20, wherein the non-logic
structures comprise filter capacitors.
22. The ASIC structure of claim 17, further comprising a
plurality of unused trusted logic blocks and unused trusted
memory blocks configured into a testable function.
23. The ASIC structure of claim 22, wherein the testable
function comprises a shift register.
